Verilog

Digital VLSI Design and Simulation with Verilog

Suman Lata Tripathi,Sobhit Saxena,Sanjeet K. Sinha,Govind S. Patel